ABSTRACT

[0142] A method that automatically generates a design for an analog phase lock loop (PLL) core in response to a desired clock frequency.